Amendments to the Claims:

This listing of claims will replace all prior versions and listing of claims in the application.

Listing of Claims:

1-20. (canceled).

21. (currently amended) A storage system comprising:

a plurality of disk drives configuring at least one logical volume;

at least one logical volume configured by said disk drives;

a plurality of processor adapters each <u>including having</u> at least one processor and controlling to store data, which are sent from at least one host computer to said logical volume, in a plurality of said disk drives for updating said logical volume, in said disk drive;

a plurality of first interface adapters each coupled to said at least one host computer and receiving a write request and data sent from said at least one host computer and sending a first control information related to said write request to at least one of said processor adapters and sending data received at each of said first interface adapters based on a second control information sent from said at least one processor adapter;

a <u>cache</u> memory adapter having at least one memory, said memory temporarily storing data sent from said first interface adapters;

a plurality of second interface adapters each receiving data stored in said cache memory adapter from said cache memory adapter based on a third control information sent from said at least one processor adapter and storing data received at each of said second interface adapters in said disk drives; and

a switch adapter coupled to said processor adapters, said first interface adapters, said <u>cache</u> memory adapter and said second interface adapters and relaying data between said first interface adapters and said <u>cache</u> memory adapter and relaying data between said <u>cache</u> memory adapter and said second interface adapters;

wherein said switch adapter relays said first and said second control information between said processor adapters and said first interface adapters and relays said third control information between said processor adapters and said second interface adapters,

wherein the number of said processor adapters are increased or decreased independently of the first and second interface adaptors, the <u>cache</u> memory adaptor and the switch adaptor, based on a required performance, <u>and</u>

wherein each of said processor adapters has a plurality of microprocessors
and, each of said microprocessors is assigned to operate either a first processing
load sent from said first interface adapters or a second processing load sent from
said second interface adapters in accordance with an amount of the first processing
load and an amount of the second processing load.

22. (canceled).

Appl. No. 10/820,964 Amendment dated December 30, 2008 Reply to Office Action of September 30, 2008

23. (previously presented) The storage system according to claim 21 wherein:

said processor adapters are assigned to a process of at least one of said first interface adapters and a process of at least one of said second interface adapters.

24. (previously presented) The storage system according to claim 21 wherein:

said at least one processor adapter is assigned to said plurality of first interface adapters.

25. (previously presented) The storage system according to claim 21 wherein:

said at least one processor adapter is assigned to said plurality of second interface adapters.

- 26. (canceled).
- 27. (previously presented) The storage system according to claim 26 wherein:

it is possible to change the number of said processor adapters on storing data in said disk drives.

28. (canceled).

29. (previously presented) The storage system according to claim 21 wherein:

a first portion of said processor adapters are assigned to a process of at least one of said first interface adapters,

a second portion of said processor adapters are assigned to a process of at least one of said second interface adapters, and

a proportion between said first portion and said second portion is decided in accordance with a proportion between a performance of said at least one first interface adapter and a performance of said at least one second interface adapter.

30. (previously presented) The storage system according to claim 21 wherein:

said first control information is used to notify said at least one processor adapter of receiving said write request.

31. (previously presented) The storage system according to claim 21 wherein:

said at least one processor adapter detects an area of said memory in which data of said logical volume need to be stored in accordance with said received first control information.

32. (previously presented) The storage system according to claim 21 wherein:

said second control information includes information related to an area of said memory in which data received at said first interface adapter need to be stored.

33. (previously presented) The new storage system according to claim 21 wherein:

said at least one processor adapter finds an area of said disk drives related to said logical volume for storing data of said logical volume based on said received first control information.

34. (previously presented) The storage system according to claim 21 wherein:

said third control information includes information related to an area of said disk drives in which data received at said second interface adapter need to be stored.

35. (previously presented) The A storage system according to claim 21 wherein:

said at least one processor adapter controls to create a parity data of RAID (Redundant Array of Inexpensive Disks) from data received at least one of said first interface adapters.

36. (currently amended) A storage system coupled a host computer, said storage system comprising:

at least one disk drive configuring at least one logical volume; at least one logical volume configured by said at least one disk drive;

a plurality of processor adapters each <u>includedhaving</u> at least one processor and controlling to store data by determining a location at which the data should be stored, the data being sent from said host computer to said logical volume for updating said logical volume, in said disk drive;

a first interface adapter coupled to said host computer and receiving a write request and data sent from said host computer and sending a first control information related to said write request to said processor adapters and sending data received at said first interface adapter based on a second control information sent from said processor adapters;

a <u>cache</u> memory adapter having at least one memory, said memory temporarily storing data sent from said first interface adapter;

a second interface adapter receiving data stored in said <u>cache</u> memory adapter from said <u>cache</u> memory adapter based on a third control information sent from said processor adapters and storing data received at said second interface adapter in said disk drive; and

a switch adapter coupled to said processor adapters, said first interface adapter, said <u>cache</u> memory adapter and said second interface adapter and relaying said data among said first interface adapter, said <u>cache</u> memory adapter and said second interface adapter;

wherein said switch adapter relays said first and said second control information between said processor adapters and said first interface adapter and relays said third control information between said processor adapters and said second interface adapter; and

wherein the number of said processor adapters are increased or decreased, based on a required performance, even though the number of said first interface adapter, said <u>cache</u> memory adapter and said second interface adapter are not increased or decreased, <u>and</u>

wherein each of said processor adapters has a plurality of microprocessors and, each of said microprocessors is assigned to operate either a first processing load sent from said first interface adapter or a second processing load sent from said second interface adapter in accordance with an amount of the first processing load and an amount of the second processing load.

37. (currently amended) A storage system coupled a host computer, said storage system comprising:

at least one disk drive configuring at least one logical volume;

at least one logical volume configured by said at least one disk drive;

a plurality of processor adapters each includinghaving at least one processor and controlling to store data by determining a location at which the data should be stored, the data being sent from said host computer to said logical volume for updating said logical volume, in said disk drive;

a first interface adapter coupled to said host computer and receiving data sent from said host computer and sending data received at said first interface adapter based on a first control information sent from said processor adapters;

a cache memory adapter having at least one memory, said memory temporarily storing data sent from said first interface adapter;

a second interface adapter receiving data stored in said cache memory adapter from said cache memory adapter based on a second control information sent from said processor adapters and storing data received at said second interface adapter in said disk drive; and

a switch adapter coupled to said processor adapters, said first interface adapter, said cache memory adapter and said second interface adapter and relaying data of said logical volume among said first interface adapter, said cache memory adapter and said second interface adapter and not relaying data of said logical volume to said processor adapters;

wherein said switch adapter relays said first control information between said processor adapters and said first interface adapter and relays said second control information between said processor adapters and said second interface adapter,-and

wherein it is possible to change the number of said processor adapters, independently of the first and second interface adaptors, the cache memory adaptor and the switch adaptor, upon storing data in said disk drive and based on a required performance, and

wherein each of said processor adapters has a plurality of microprocessors and, each of said microprocessors is assigned to operate either a first processing

load sent from said first interface adapter or a second processing load sent from said second interface adapter in accordance with an amount of the first processing load and an amount of the second processing load.

38. (currently amended) A storage system coupled a host computer, said storage system comprising:

at least one disk drive configuring at least one logical volume;

at least one logical volume configured by said at least one disk drive;

a plurality of processor adapters each <u>includinghaving</u> at least one processor and which controls to store data by determining a location at which the data should be stored, the data being sent from said host computer to said logical volume for updating said logical volume, in said disk drive;

a first interface adapter coupled to said host computer;

a <u>cache</u> memory adapter having at least one memory, said memory temporarily storing data sent from said first interface adapter;

a second interface adapter coupled to said first interface adapter, said processor adapters, and said <u>cache</u> memory adapter; and

a switch adapter coupled to said processor adapters, said first interface adapter, said cache memory adapter, and said second interface adapter,

wherein said switch adapter relays data between said first interface adapter and said second interface adapter via said <u>cache</u> memory adapter among said first interface adapter, said processor adapters, said <u>cache</u> memory adapter and said second interface adapter based on control information transferred among said first

interface adapter, said processor adapters and said second interface adapter of said first interface adapter, said processor adapters, said <u>cache</u> memory adapter, and said second interface adapter, and

wherein the number of <u>said</u> processor adapters are increased or decreased, independently of the first and second interface adaptors, the <u>cache</u> memory adaptor and the switch adaptor, based on a required performance, <u>and</u>

wherein each of said processor adapters has a plurality of microprocessors and, each of said microprocessors is assigned to operate either a first processing load sent from said first interface adapter or a second processing load sent from said second interface adapter in accordance with an amount of the first processing load and an amount of the second processing load.

39. (currently amended) A storage system coupled a host computer, said storage system comprising:

at least one disk drive configuring at least one logical volume;

at least one logical volume configured by said at least one disk drive;

a plurality of processor adapters including having at least one processor and

controlling to store data by determining a location at which the data should be stored,

the data being sent from said host computer to said logical volume for updating said

logical volume, in said disk drive;

a first interface adapter coupled to said host computer and receiving a write request and data sent from said host computer and sending a first control information related to said write request to said processor adapters and sending data received at

said first interface adapter based on a second control information sent from said processor adapters;

a <u>cache</u> memory adapter having at least one memory, said memory temporarily storing data sent from said first interface adapter; and

a second interface adapter receiving data stored in said <u>cache</u> memory adapter from said <u>cache</u> memory adapter based on a third control information sent from said processor adapters and storing data received at said second interface adapter in said disk drive;

wherein said processor adapters coupled to said first interface adapter and said second interface adapter and sends said second control information to said first interface adapter and sends said third control information to said second interface adapter,

wherein said first interface adapter sends data to said <u>cache</u> memory adapter among said processor adapters, said <u>cache</u> memory adapter and said second interface adapter,

wherein said second interface adapter receives data from said <u>cache</u> memory adapter among said processor adapters, said <u>cache</u> memory adapter and said first interface adapter, and

wherein said <u>cache</u> memory adapter receives data from said first interface adapter and said second interface adapter among said processor adapters, said first interface adapter and said second interface adapter, and

wherein the number of <u>said</u> processor adapters are increased or decreased independently of the first and second interface adaptors and the <u>cache</u> memory adaptor, based on a required performance, <u>and</u>

wherein each of said processor adapters has a plurality of microprocessors and, each of said microprocessors is assigned to operate either a first processing load sent from said first interface adapter or a second processing load sent from said second interface adapter in accordance with an amount of the first processing load and an amount of the second processing load.

40-43. (canceled).

- 44. (currently amended) The storage system according to claim 21, wherein the <u>cache</u> memory adaptor includes a control information memory module in which information for controlling data transfer are stored.
- 45. (currently amended) The storage system according to claim 36, wherein the <u>cache</u> memory adaptor includes a control information memory module in which information for controlling data transfer are stored.
- 46. (currently amended) The storage system according to claim 37, wherein the <u>cache</u> memory adaptor includes a control information memory module in which information for controlling data transfer are stored.

- 47. (currently amended) The storage system according to claim 38, wherein the <u>cache</u> memory adaptor includes a control information memory module in which information for controlling data transfer are stored.
- 48. (currently amended) The storage system according to claim 39, wherein the <u>cache</u> memory adaptor includes a control information memory module in which information for controlling data transfer are stored.
- 49. (currently amended) The storage system according to claim 40, wherein the <u>cache</u> memory adaptor includes a control information memory module in which information for controlling data transfer are stored.
- 50. (currently amended) The storage system according to claim 41, wherein the <u>cache</u> memory adaptor includes a control information memory module in which information for controlling data transfer are stored.
- 51. (currently amended) The storage system according to claim 42, wherein the <u>cache</u> memory adaptor includes a control information memory module in which information for controlling data transfer are stored.
- 52. (currently amended) The storage system according to claim 43, wherein the <u>cache</u> memory adaptor includes a control information memory module in which information for controlling data transfer are stored.

53. (currently amended) A storage system comprising a first cluster system and a second cluster system,

wherein a first cluster system and a second cluster system each comprises:

a plurality of disk drives;

a plurality of first interface units each coupled to at least one host computer and receiving a write request and data sent from said at least one host computer;

a plurality of second interface units each coupled to said plurality of disk drives;

a plurality of processor units separated from said first interface units and said second interface units and each having at least one processor;

a <u>cache</u> memory unit having at least one memory, said memory temporarily storing data sent from said first interface units; and

a switch unit coupled to said first interface units, said second interface units[[,]] and said processing units,

wherein the switch unit of the first cluster system is coupled to the switch of the second cluster system by a communication path;

wherein the number of said processor units of said first cluster system and said second cluster system can be increased or decreased, independently of the first and second interface units, the <u>cache</u> memory unit and the switch unit, based on a required performance, <u>and</u>

Appl. No. 10/820,964 Amendment dated December 30, 2008 Reply to Office Action of September 30, 2008

wherein each of said processor adapters has a plurality of microprocessors and, each of said microprocessors is assigned to operate either a first processing load sent from said first interface units or a second processing load sent from said second interface units in accordance with an amount of the first processing load and an amount of the second processing load.

54. (previously presented) The storage system according to claim 53, wherein said processor units in said first cluster system can instruct said plurality of first interface units and the plurality of second interface units of said second cluster system to transfer a data.